Publiora

Menghubungkan ke Publiora...

Publiora

Fault modeling and parametric fault detection in analog VLSI circuits using discretization

Raj, BaldevBhat, G. M.Thakur, Sandeep
International Journal of Electrical and Computer Engineering (IJECE) (Sinta 1)Vol. 0 No. 01 Juni 2019
DOI10.11591/ijece.v9i3.pp1598-1605

Abstrak

In this article we describe new model for determination of fault in circuit and also we provide detailed analysis of tolerance of circuit, which is considered one of the important parameter while designing the circuit. We have done mathematical analysis to provide strong base for our model and also done simulation for the same. This article describes detailed analysis of parametric fault in analog VLSI circuit. The model is tested for different frequencies for compactness and its flexibility. The tolerance analysis is also done for this purpose. All the simulation are done in MATLAB software.

Kata Kunci

ElectronicsSolid State ElectronicsVLSI Design & Technologyanalog VLSI circuitdiscretizationfault modelingMATLABparametric faults

Cari jurnal yang tepat untuk naskah Anda

MatchMind AI mencocokkan abstrak naskah Anda dengan ribuan jurnal terakreditasi dan menampilkan rekomendasi terbaik beserta alasannya.

Coba MatchMind

Lihat profil lengkap jurnal ini

Waktu review, biaya APC, statistik sitasi, indeksasi Scopus, dan banyak lagi.

Buka International Journal of Electrical and Computer Engineering (IJECE)

Artikel ini juga tersedia di situs resmi jurnal.

Fault modeling and parametric fault detection in analog VLSI circuits using discretization | International Journal of Electrical and Computer Engineering (IJECE) | Publiora