Publiora

Menghubungkan ke Publiora...

Publiora

Design and Simulation of Novel 11-level Inverter Scheme with Reduced Switches

Palanisamy, R.Singh, GauravDas, PriyankaSelvabharathi, D.Sinha, SouravNag, Arnab
International Journal of Electrical and Computer Engineering (IJECE) (Sinta 1)Vol. 0 No. 01 Oktober 2018
DOI10.11591/ijece.v8i5.pp3536-3543

Abstrak

This work recommends the performance of coupled inductor based novel 11-level inverter with reduced number of switches. The inverter which engender the sinusoidal output voltage by the use of split inductor with minimised total harmonic distortion (THD). The voltage stress on each controlled switching devices, capacitor balancing and switching losses can be reduced. The proposed system which gives better controlled output current and improved output voltage with moderate THD value. The switching devices of the system are controlled by using multicarrier sinusoidal pulse width modulation algorithm by comparing the carrier signals with sinusoidal signal. The simulation and experimental results of the proposed 11-level inverter system outputs are established using matlab/Simulink and dsPIC microcontroller respectively.

Kata Kunci

EEE/ power electronics and drivesdsPIC microcontrollermulticarrier sinusoidal pulse width modulation (MSPWM)novel 11-level invertertotal harmonic distortion (THD)

Cari jurnal yang tepat untuk naskah Anda

MatchMind AI mencocokkan abstrak naskah Anda dengan ribuan jurnal terakreditasi dan menampilkan rekomendasi terbaik beserta alasannya.

Coba MatchMind

Lihat profil lengkap jurnal ini

Waktu review, biaya APC, statistik sitasi, indeksasi Scopus, dan banyak lagi.

Buka International Journal of Electrical and Computer Engineering (IJECE)

Artikel ini juga tersedia di situs resmi jurnal.

Design and Simulation of Novel 11-level Inverter Scheme with Reduced Switches | International Journal of Electrical and Computer Engineering (IJECE) | Publiora