Publiora

Menghubungkan ke Publiora...

Publiora

New artificial neural network design for Chua chaotic system prediction using FPGA hardware co-simulation

Al-Musawi, Wisal AdnanA. Wali, WasanAbd Ali Al-Ibadi, Mohammed
International Journal of Electrical and Computer Engineering (IJECE) (Sinta 1)Vol. 0 No. 01 April 2022
DOI10.11591/ijece.v12i2.pp1955-1964

Abstrak

This study aims to design a new architecture of the artificial neural networks (ANNs) using the Xilinx system generator (XSG) and its hardware co-simulation equivalent model using field programmable gate array (FPGA) to predict the behavior of Chua’s chaotic system and use it in hiding information. The work proposed consists of two main sections. In the first section, MATLAB R2016a was used to build a 3×4×3 feed forward neural network (FFNN). The training results demonstrate that FFNN training in the Bayesian regulation algorithm is sufficiently accurate to directly implement. The second section demonstrates the hardware implementation of the network with the XSG on the Xilinx artix7 xc7a100t-1csg324 chip. Finally, the message was first encrypted using a dynamic Chua system and then decrypted using ANN’s chaotic dynamics. ANN models were developed to implement hardware in the FPGA system using the IEEE 754 Single precision floating-point format. The ANN design method illustrated can be extended to other chaotic systems in general.

Kata Kunci

computer engineeringArtificial neural networkChua’s circuitFloating point formatHardware co-simulation encryption and decryptionXilinx system generator

Cari jurnal yang tepat untuk naskah Anda

MatchMind AI mencocokkan abstrak naskah Anda dengan ribuan jurnal terakreditasi dan menampilkan rekomendasi terbaik beserta alasannya.

Coba MatchMind

Lihat profil lengkap jurnal ini

Waktu review, biaya APC, statistik sitasi, indeksasi Scopus, dan banyak lagi.

Buka International Journal of Electrical and Computer Engineering (IJECE)

Artikel ini juga tersedia di situs resmi jurnal.

New artificial neural network design for Chua chaotic system prediction using FPGA hardware co-simulation | International Journal of Electrical and Computer Engineering (IJECE) | Publiora